We have a new PhD position in the area of optimization of interconnect architectures in heterogeneous 3D System-on-Chips, funded by the DFG.